

## Algorithm Analysis and Mapping Environment for Adaptive Computing Systems: Further Results

Eric K. Pauer, Paul D. Fiore, John M. Smith  
 Sanders, a Lockheed Martin Company  
 P.O. Box 868, Nashua, NH 03061  
 pauer@sanders.com, pfiore@sanders.com, jmsmith@sanders.com

### Extended Abstract

We are developing an integrated algorithm analysis and mapping environment particularly tailored for signal processing applications on Adaptive Computing Systems (ACS). Our environment allows a designer to map signal processing algorithms to an ACS faster, by an order of magnitude, than is currently possible.

Our approach has been to focus on three areas of capability critical to the success of adaptive computing and to integrate these capabilities into an open, extensible software framework [1]. The development of the three areas, algorithm analysis, algorithm mapping, and smart generators, are taking advantage of the special characteristics of signal processing algorithms to reduce the time to field the ACS. Figure 1 shows a conceptual view of our environment. These capabilities are being implemented as extensions to the Ptolemy design environment developed at the University of California, Berkeley [2].

Algorithm implementation for ACS requires careful consideration of the appropriate signal representation and the costs of operations. The algorithm analysis capabilities being developed on this program will reduce the effort required to find good ACS implementation choices for a signal processing algorithm. The environment will provide algorithm designers with information about operation counts, including adds, multiplies, and memory accesses, and with analyses of quantization effects related to ACS implementations.

For many DSP problems, reduced precision arithmetic will maintain acceptable system performance. A mapping of an algorithm to an FPGA architecture will be successful if the designer can limit wordlength growth without sacrificing algorithm performance. Wordlength reduction introduces noise into the data stream, so the designer must balance the need for an efficient implementation with output quality. Our environment supports both analytical and simulation-based wordlength optimization. With these capabili-




Figure 1: Algorithm Analysis and Mapping Environment.

ties an algorithm designer will be able to quickly determine the appropriate number of bits for signal representations at all points in the design and to quantify the performance of various implementation choices.

Signal processing algorithm mapping for ACS involves the assignment of functions to different processing elements. On this program we are developing mapping techniques for ACS tailored to signal processing. These capabilities include performance analysis, partitioning assistance, and automatic scheduling and partitioning. The scheduling and partitioning functions will recognize the coarse-grain nature of signal processing dataflow graphs to optimize partitioning for ACS.

Current methods for logic generation for ACS are either built around libraries of functions or around general-purpose logic synthesis. As part of this effort, we are implementing "smart generators" [3] that are extensions of the concept of a parameterized library. These generators will be tailored to signal processing functions and will include rules that capture

